summaryrefslogtreecommitdiff
path: root/core/src/main/scala/chisel3/Printf.scala
diff options
context:
space:
mode:
Diffstat (limited to 'core/src/main/scala/chisel3/Printf.scala')
-rw-r--r--core/src/main/scala/chisel3/Printf.scala3
1 files changed, 3 insertions, 0 deletions
diff --git a/core/src/main/scala/chisel3/Printf.scala b/core/src/main/scala/chisel3/Printf.scala
index bdcca8e1..9410a409 100644
--- a/core/src/main/scala/chisel3/Printf.scala
+++ b/core/src/main/scala/chisel3/Printf.scala
@@ -108,6 +108,9 @@ object printf {
): Printf = {
val clock = Builder.forcedClock
val printfId = new Printf(pable)
+
+ Printable.checkScope(pable)
+
pushCommand(chisel3.internal.firrtl.Printf(printfId, sourceInfo, clock.ref, pable))
printfId
}