summaryrefslogtreecommitdiff
path: root/core/src/main/scala/chisel3/ModuleAspect.scala
diff options
context:
space:
mode:
Diffstat (limited to 'core/src/main/scala/chisel3/ModuleAspect.scala')
-rw-r--r--core/src/main/scala/chisel3/ModuleAspect.scala26
1 files changed, 26 insertions, 0 deletions
diff --git a/core/src/main/scala/chisel3/ModuleAspect.scala b/core/src/main/scala/chisel3/ModuleAspect.scala
new file mode 100644
index 00000000..20793cd7
--- /dev/null
+++ b/core/src/main/scala/chisel3/ModuleAspect.scala
@@ -0,0 +1,26 @@
+// See LICENSE for license details.
+
+package chisel3
+
+import chisel3.internal.Builder
+
+/** Used by Chisel Aspects to inject Chisel code into modules, after they have been elaborated.
+ * This is an internal API - don't use!
+ *
+ * It adds itself as an aspect to the module, which allows proper checking of connection and binding legality.
+ *
+ * @param module Module for which this object is an aspect of
+ * @param moduleCompileOptions
+ */
+abstract class ModuleAspect private[chisel3] (module: RawModule)
+ (implicit moduleCompileOptions: CompileOptions) extends RawModule {
+
+ Builder.addAspect(module, this)
+
+ override def circuitName: String = module.toTarget.circuit
+
+ override def desiredName: String = module.name
+
+ override val _namespace = module._namespace
+}
+