summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main
diff options
context:
space:
mode:
Diffstat (limited to 'chiselFrontend/src/main')
-rw-r--r--chiselFrontend/src/main/scala/Chisel/Module.scala6
1 files changed, 3 insertions, 3 deletions
diff --git a/chiselFrontend/src/main/scala/Chisel/Module.scala b/chiselFrontend/src/main/scala/Chisel/Module.scala
index 3e839cac..62e907b6 100644
--- a/chiselFrontend/src/main/scala/Chisel/Module.scala
+++ b/chiselFrontend/src/main/scala/Chisel/Module.scala
@@ -40,9 +40,9 @@ abstract class Module(
extends HasId {
// _clock and _reset can be clock and reset in these 2ary constructors
// once chisel2 compatibility issues are resolved
- def this(_clock: Clock) = this(Some(_clock), None)
- def this(_reset: Bool) = this(None, Some(_reset))
- def this(_clock: Clock, _reset: Bool) = this(Some(_clock), Some(_reset))
+ def this(_clock: Clock) = this(Option(_clock), None)
+ def this(_reset: Bool) = this(None, Option(_reset))
+ def this(_clock: Clock, _reset: Bool) = this(Option(_clock), Option(_reset))
private[Chisel] val _namespace = Builder.globalNamespace.child
private[Chisel] val _commands = ArrayBuffer[Command]()