summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--chiselFrontend/src/main/scala/chisel3/internal/Builder.scala4
1 files changed, 2 insertions, 2 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/internal/Builder.scala b/chiselFrontend/src/main/scala/chisel3/internal/Builder.scala
index fd228a8d..d6c3c5d6 100644
--- a/chiselFrontend/src/main/scala/chisel3/internal/Builder.scala
+++ b/chiselFrontend/src/main/scala/chisel3/internal/Builder.scala
@@ -299,7 +299,7 @@ private[chisel3] object Builder {
}
def build[T <: UserModule](f: => T): Circuit = {
- //chiselContext.withValue(new ChiselContext) {
+ chiselContext.withValue(new ChiselContext) {
dynamicContextVar.withValue(Some(new DynamicContext())) {
errors.info("Elaborating design...")
val mod = f
@@ -309,7 +309,7 @@ private[chisel3] object Builder {
Circuit(components.last.name, components, annotations)
}
- //}
+ }
}
initializeSingletons()
}