1 files changed, 5 insertions, 0 deletions
diff --git a/README.md b/README.md
index c6d5f2b1..8fd52158 100644
--- a/README.md
+++ b/README.md
@@ -29,6 +29,11 @@ like:
  - Optionally, Verilog to C++ (for simulation and testing).  
  *TODO: Verilator support*
 
+### Data Types Overview
+These are the base data types for defining circuit wires: 
+
+![Image](../master/docs/images/type_hierarchy.svg?raw=true)
+
 ### Chisel Tutorial
 *TODO: quick howto for running chisel-tutorial*