summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/Bits.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Bits.scala b/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
index cf015e60..bf1f7f63 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
@@ -852,7 +852,7 @@ sealed class UInt private[core] (width: Width) extends Bits(width) with Num[UInt
/** Unary not
*
- * @return a hardware [[Bool]] asserted if the least significant bit of this $coll is zero
+ * @return a hardware [[Bool]] asserted if this $coll equals zero
* @group Bitwise
*/
final def unary_! () : Bool = macro SourceInfoTransform.noArg