summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/main/scala/chisel3/util/experimental/LoadMemoryTransform.scala3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/main/scala/chisel3/util/experimental/LoadMemoryTransform.scala b/src/main/scala/chisel3/util/experimental/LoadMemoryTransform.scala
index 04a01fe9..e8967601 100644
--- a/src/main/scala/chisel3/util/experimental/LoadMemoryTransform.scala
+++ b/src/main/scala/chisel3/util/experimental/LoadMemoryTransform.scala
@@ -36,7 +36,8 @@ case class ChiselLoadMemoryAnnotation[T <: Data](
def transformClass: Class[LoadMemoryTransform] = classOf[LoadMemoryTransform]
def toFirrtl: LoadMemoryAnnotation = {
- LoadMemoryAnnotation(target.toNamed.asInstanceOf[ComponentName], fileName, hexOrBinary)
+ val tx = target.toNamed.asInstanceOf[ComponentName]
+ LoadMemoryAnnotation(tx, fileName, hexOrBinary, Some(tx.name))
}
}