summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorChick Markley2019-12-17 14:49:20 -0800
committerGitHub2019-12-17 14:49:20 -0800
commit9417b3a4f743446f978cc8268660878f4af87534 (patch)
tree9ab760060a01227a74d54caaf61d842ba84d50c8 /src
parent6043ede715a44992975e60990fd2924b1ea6896a (diff)
parent98a6710cc0447d79cbd12271ea450c70e619b6f8 (diff)
Merge branch 'master' into interval-fix-2
Diffstat (limited to 'src')
-rw-r--r--src/main/scala/chisel3/stage/package.scala1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/main/scala/chisel3/stage/package.scala b/src/main/scala/chisel3/stage/package.scala
index 67d38ae7..57766be6 100644
--- a/src/main/scala/chisel3/stage/package.scala
+++ b/src/main/scala/chisel3/stage/package.scala
@@ -28,7 +28,6 @@ package object stage {
private[chisel3] implicit object ChiselExecutionResultView extends OptionsView[ChiselExecutionResult] {
- lazy val dummyWriteEmitted = new firrtl.stage.phases.WriteEmitted
lazy val dummyConvert = new Convert
lazy val dummyEmitter = new Emitter