summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/SIntOps.scala
diff options
context:
space:
mode:
authorJim Lawson2016-12-12 09:14:33 -0800
committerGitHub2016-12-12 09:14:33 -0800
commitb581a24728bfba0c39ed2c032fd86f628a1e1a50 (patch)
treef625219f936d39e760192aa69df17e776b95dd56 /src/test/scala/chiselTests/SIntOps.scala
parent0bd9ae059368570dc72f25f7939afa5cfe5fd06e (diff)
parentad53161bbb9f67e16b88ca7a508a537f88d77e05 (diff)
Merge branch 'master' into buildinfousepackageaspath
Diffstat (limited to 'src/test/scala/chiselTests/SIntOps.scala')
-rw-r--r--src/test/scala/chiselTests/SIntOps.scala26
1 files changed, 13 insertions, 13 deletions
diff --git a/src/test/scala/chiselTests/SIntOps.scala b/src/test/scala/chiselTests/SIntOps.scala
index 392c4803..900eb074 100644
--- a/src/test/scala/chiselTests/SIntOps.scala
+++ b/src/test/scala/chiselTests/SIntOps.scala
@@ -7,22 +7,22 @@ import chisel3.testers.BasicTester
class SIntOps extends Module {
val io = IO(new Bundle {
- val a = Input(SInt.width(16))
- val b = Input(SInt.width(16))
- val addout = Output(SInt.width(16))
- val subout = Output(SInt.width(16))
- val timesout = Output(SInt.width(16))
- val divout = Output(SInt.width(16))
- val modout = Output(SInt.width(16))
- val lshiftout = Output(SInt.width(16))
- val rshiftout = Output(SInt.width(16))
+ val a = Input(SInt(16.W))
+ val b = Input(SInt(16.W))
+ val addout = Output(SInt(16.W))
+ val subout = Output(SInt(16.W))
+ val timesout = Output(SInt(16.W))
+ val divout = Output(SInt(16.W))
+ val modout = Output(SInt(16.W))
+ val lshiftout = Output(SInt(16.W))
+ val rshiftout = Output(SInt(16.W))
val lessout = Output(Bool())
val greatout = Output(Bool())
val eqout = Output(Bool())
val noteqout = Output(Bool())
val lesseqout = Output(Bool())
val greateqout = Output(Bool())
- val negout = Output(SInt.width(16))
+ val negout = Output(SInt(16.W))
})
val a = io.a
@@ -32,9 +32,9 @@ class SIntOps extends Module {
io.subout := a -% b
// TODO:
//io.timesout := (a * b)(15, 0)
- //io.divout := a / Mux(b === SInt(0), SInt(1), b)
+ //io.divout := a / Mux(b === 0.S, 1.S, b)
//io.divout := (a / b)(15, 0)
- //io.modout := SInt(0)
+ //io.modout := 0.S
//io.lshiftout := (a << 12)(15, 0) // (a << ub(3, 0))(15, 0).toSInt
io.rshiftout := (a >> 8) // (a >> ub).toSInt
io.lessout := a < b
@@ -44,7 +44,7 @@ class SIntOps extends Module {
io.lesseqout := a <= b
io.greateqout := a >= b
// io.negout := -a(15, 0).toSInt
- io.negout := (SInt(0) -% a)
+ io.negout := (0.S -% a)
}
/*