summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/MemorySearch.scala
diff options
context:
space:
mode:
authorAndrew Waterman2016-01-28 12:19:33 -0800
committerAndrew Waterman2016-01-28 12:19:33 -0800
commitd7998e4f86a417a9f07ee02f65ef7c508b00809d (patch)
tree767a04718b16750b33dd4e2d629d3e836bb7f637 /src/test/scala/chiselTests/MemorySearch.scala
parent41674d5e130f64d7489fdb8583b8f4ad88b64aeb (diff)
parent7eff2b0a16e1ca982c227bd498720981c883686b (diff)
Merge branch 'scalastyle'
Diffstat (limited to 'src/test/scala/chiselTests/MemorySearch.scala')
-rw-r--r--src/test/scala/chiselTests/MemorySearch.scala4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/test/scala/chiselTests/MemorySearch.scala b/src/test/scala/chiselTests/MemorySearch.scala
index ec48c666..55b704a0 100644
--- a/src/test/scala/chiselTests/MemorySearch.scala
+++ b/src/test/scala/chiselTests/MemorySearch.scala
@@ -41,14 +41,14 @@ class MemorySearchTester(c: MemorySearch) extends Tester(c) {
step(1)
} while (peek(c.io.done) == 0 && t < maxT)
val addr = peek(c.io.address).toInt
- expect(addr == list.length || list(addr) == target,
+ expect(addr == list.length || list(addr) == target,
"LOOKING FOR " + target + " FOUND " + addr)
}
}
*/
class MemorySearchSpec extends ChiselPropSpec {
-
+
property("MemorySearch should elaborate") {
elaborate { new EnableShiftRegister }
}