summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/MemorySearch.scala
diff options
context:
space:
mode:
authorAndrew Waterman2016-01-28 12:25:17 -0800
committerAndrew Waterman2016-01-28 12:25:17 -0800
commita6cdcecb7920b661de09948609674b89f21b985f (patch)
tree11fb062f11c784287a0c63f933a0e3d9f863b702 /src/test/scala/chiselTests/MemorySearch.scala
parentccc88bbd9d462f04fe1dd39327349aeea8de9d3c (diff)
parentf9977fb4e5508032c3e17d201f747e71a32b9311 (diff)
Merge branch 'master' into modrefactor
Diffstat (limited to 'src/test/scala/chiselTests/MemorySearch.scala')
-rw-r--r--src/test/scala/chiselTests/MemorySearch.scala4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/test/scala/chiselTests/MemorySearch.scala b/src/test/scala/chiselTests/MemorySearch.scala
index ec48c666..55b704a0 100644
--- a/src/test/scala/chiselTests/MemorySearch.scala
+++ b/src/test/scala/chiselTests/MemorySearch.scala
@@ -41,14 +41,14 @@ class MemorySearchTester(c: MemorySearch) extends Tester(c) {
step(1)
} while (peek(c.io.done) == 0 && t < maxT)
val addr = peek(c.io.address).toInt
- expect(addr == list.length || list(addr) == target,
+ expect(addr == list.length || list(addr) == target,
"LOOKING FOR " + target + " FOUND " + addr)
}
}
*/
class MemorySearchSpec extends ChiselPropSpec {
-
+
property("MemorySearch should elaborate") {
elaborate { new EnableShiftRegister }
}