summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/ChiselSpec.scala
diff options
context:
space:
mode:
authorSchuyler Eldridge2020-03-10 21:18:36 -0400
committerSchuyler Eldridge2020-03-11 16:04:05 -0400
commitd67c4100bd9e24cb9337ad932ba342fd5c49dee4 (patch)
tree89a379e775edef44a03fbd6112249bb9b59404af /src/test/scala/chiselTests/ChiselSpec.scala
parentd83235f635e4b048c063c8314e1340bca2db395f (diff)
Wrap elaboration in ChiselException
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com> squash! Wrap elaboration in ChiselException
Diffstat (limited to 'src/test/scala/chiselTests/ChiselSpec.scala')
-rw-r--r--src/test/scala/chiselTests/ChiselSpec.scala5
1 files changed, 2 insertions, 3 deletions
diff --git a/src/test/scala/chiselTests/ChiselSpec.scala b/src/test/scala/chiselTests/ChiselSpec.scala
index 9af7e88f..be1b2d60 100644
--- a/src/test/scala/chiselTests/ChiselSpec.scala
+++ b/src/test/scala/chiselTests/ChiselSpec.scala
@@ -7,7 +7,6 @@ import org.scalatest.prop._
import org.scalacheck._
import chisel3._
import chisel3.testers._
-import firrtl.options.OptionsException
import firrtl.{AnnotationSeq, CommonOptions, ExecutionOptionsManager, FirrtlExecutionFailure, FirrtlExecutionSuccess, HasFirrtlOptions}
import firrtl.util.BackendCompilationUtilities
import java.io.ByteArrayOutputStream
@@ -100,7 +99,7 @@ class ChiselTestUtilitiesSpec extends ChiselFlatSpec {
import org.scalatest.exceptions.TestFailedException
// Who tests the testers?
"assertKnownWidth" should "error when the expected width is wrong" in {
- val caught = intercept[OptionsException] {
+ val caught = intercept[ChiselException] {
assertKnownWidth(7) {
Wire(UInt(8.W))
}
@@ -123,7 +122,7 @@ class ChiselTestUtilitiesSpec extends ChiselFlatSpec {
}
"assertInferredWidth" should "error if the width is known" in {
- val caught = intercept[OptionsException] {
+ val caught = intercept[ChiselException] {
assertInferredWidth(8) {
Wire(UInt(8.W))
}