summaryrefslogtreecommitdiff
path: root/src/test/resources/chisel3/BlackBoxTest.v
diff options
context:
space:
mode:
authorJim Lawson2017-05-11 15:07:30 -0700
committerGitHub2017-05-11 15:07:30 -0700
commit8baa2ab806be1aa85a7a1da7b348726da1bd1d19 (patch)
tree9c6251d52cb17830a9ce212c7630bf0d9fecf002 /src/test/resources/chisel3/BlackBoxTest.v
parent45e235a5948a1cd15b8ccb5f437dc6f2ff80cb96 (diff)
Scope resources - move them down into chisel3 directory - fixes #549 (#610)
Diffstat (limited to 'src/test/resources/chisel3/BlackBoxTest.v')
-rw-r--r--src/test/resources/chisel3/BlackBoxTest.v67
1 files changed, 67 insertions, 0 deletions
diff --git a/src/test/resources/chisel3/BlackBoxTest.v b/src/test/resources/chisel3/BlackBoxTest.v
new file mode 100644
index 00000000..f88fb4ee
--- /dev/null
+++ b/src/test/resources/chisel3/BlackBoxTest.v
@@ -0,0 +1,67 @@
+module BlackBoxInverter(
+ input [0:0] in,
+ output [0:0] out
+);
+ assign out = !in;
+endmodule
+
+module BlackBoxPassthrough(
+ input [0:0] in,
+ output [0:0] out
+);
+ assign out = in;
+endmodule
+
+module BlackBoxMinus(
+ input [15:0] in1,
+ input [15:0] in2,
+ output [15:0] out
+);
+ assign out = in1 + in2;
+endmodule
+
+module BlackBoxRegister(
+ input [0:0] clock,
+ input [0:0] in,
+ output [0:0] out
+);
+ reg [0:0] register;
+ always @(posedge clock) begin
+ register <= in;
+ end
+ assign out = register;
+endmodule
+
+module BlackBoxConstant #(
+ parameter int WIDTH=1,
+ parameter int VALUE=1
+) (
+ output [WIDTH-1:0] out
+);
+ assign out = VALUE;
+endmodule
+
+module BlackBoxStringParam #(
+ parameter string STRING = "zero"
+) (
+ output [31:0] out
+);
+ assign out = (STRING == "one" )? 1 :
+ (STRING == "two" )? 2 : 0;
+endmodule
+
+module BlackBoxRealParam #(
+ parameter real REAL = 0.0
+) (
+ output [63:0] out
+);
+ assign out = $realtobits(REAL);
+endmodule
+
+module BlackBoxTypeParam #(
+ parameter type T = bit
+) (
+ output T out
+);
+ assign out = 32'hdeadbeef;
+endmodule