summaryrefslogtreecommitdiff
path: root/src/main
diff options
context:
space:
mode:
authorJack Koenig2018-06-20 17:09:48 -0700
committerGitHub2018-06-20 17:09:48 -0700
commit980778b1874b93b7e2778eb0c8f666f9691176f1 (patch)
treea42175ff8a8b83e75e4e89eb98264b8cdc8ba584 /src/main
parent4cccd877c25116a1f0b90824aabfc689d7fe50ea (diff)
Programmatic Port Creation (#833)
Add chisel3.experimental.IO for programmatic port creation in Raw and MultiIOModules. suggestName is required to name ports that cannot be named by reflection. Two ports cannot be given the same name.
Diffstat (limited to 'src/main')
-rw-r--r--src/main/scala/chisel3/package.scala2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/main/scala/chisel3/package.scala b/src/main/scala/chisel3/package.scala
index b3a9f54b..5f0e31de 100644
--- a/src/main/scala/chisel3/package.scala
+++ b/src/main/scala/chisel3/package.scala
@@ -426,6 +426,8 @@ package object chisel3 { // scalastyle:ignore package.object.name
type RawModule = chisel3.core.UserModule
type ExtModule = chisel3.core.ExtModule
+ val IO = chisel3.core.IO
+
// Implicit conversions for BlackBox Parameters
implicit def fromIntToIntParam(x: Int): IntParam = IntParam(BigInt(x))
implicit def fromLongToIntParam(x: Long): IntParam = IntParam(BigInt(x))