summaryrefslogtreecommitdiff
path: root/src/main
diff options
context:
space:
mode:
authorEdward Wang2017-05-28 16:35:35 -0700
committeredwardcwang2017-05-28 16:47:48 -0700
commit666512fa0418e25531b3f7f802d9769f0811cebd (patch)
tree6725ab507bc312e1a1e552768ce4bc78b88511f7 /src/main
parentee599da45bd37acc9d2a23dd29cf6edffc355bda (diff)
Correct misleading example code
Diffstat (limited to 'src/main')
-rw-r--r--src/main/scala/chisel3/util/Decoupled.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/main/scala/chisel3/util/Decoupled.scala b/src/main/scala/chisel3/util/Decoupled.scala
index 781709f5..5de24728 100644
--- a/src/main/scala/chisel3/util/Decoupled.scala
+++ b/src/main/scala/chisel3/util/Decoupled.scala
@@ -173,7 +173,7 @@ class QueueIO[T <: Data](gen: T, entries: Int) extends Bundle
* The ''valid'' signals are coupled.
*
* @example {{{
- * val q = new Queue(UInt(), 16)
+ * val q = Module(new Queue(UInt(), 16))
* q.io.enq <> producer.io.out
* consumer.io.in <> q.io.deq
* }}}