summaryrefslogtreecommitdiff
path: root/src/main/scala/chisel3/util
diff options
context:
space:
mode:
authorJim Lawson2016-08-03 14:51:11 -0700
committerJim Lawson2016-08-03 14:51:11 -0700
commitaea135de2a68393ed57d4b01d3debb9003b3634a (patch)
treee30867448fce1c55cd47920bbd2e31191f9fbac4 /src/main/scala/chisel3/util
parentc661d9c8def3a14e9e8a42d96005ead78e11e34d (diff)
parentce42ef15128a626e723249ae7b129fb5a370fa9c (diff)
Merge branch 'master' into sdtwigg_connectwrap_renamechisel3
Diffstat (limited to 'src/main/scala/chisel3/util')
-rw-r--r--src/main/scala/chisel3/util/OneHot.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/main/scala/chisel3/util/OneHot.scala b/src/main/scala/chisel3/util/OneHot.scala
index abede61e..7e04a8d7 100644
--- a/src/main/scala/chisel3/util/OneHot.scala
+++ b/src/main/scala/chisel3/util/OneHot.scala
@@ -11,7 +11,7 @@ import chisel3._
* This is the inverse of [[Chisel.UIntToOH UIntToOH]]*/
object OHToUInt {
def apply(in: Seq[Bool]): UInt = apply(Cat(in.reverse), in.size)
- def apply(in: Vec[Bool]): UInt = apply(in.toBits, in.size)
+ def apply(in: Vec[Bool]): UInt = apply(in.asUInt, in.size)
def apply(in: Bits): UInt = apply(in, in.getWidth)
def apply(in: Bits, width: Int): UInt = {