summaryrefslogtreecommitdiff
path: root/src/main/scala/chisel3/compatibility.scala
diff options
context:
space:
mode:
authorJack Koenig2021-01-20 18:55:16 -0800
committerJack Koenig2021-01-21 15:36:55 -0800
commit8a73362bb6fe87817a1867cc2482c1841f95c077 (patch)
treea439d2a5fb52941baeffa22297b38160dc2d1249 /src/main/scala/chisel3/compatibility.scala
parentb88ae1fb5cd106f114fa2152ac53c197ae69c164 (diff)
Remove val io
Chisel projects no longer need -Xsource:2.11 when compiling with Scala 2.12. Autowrapping of "val io" for compatibility mode Modules is now implemented using reflection instead of calling the virtual method. Also move Chisel.BlackBox to new chisel3.internal.LegacyBlackBox
Diffstat (limited to 'src/main/scala/chisel3/compatibility.scala')
-rw-r--r--src/main/scala/chisel3/compatibility.scala17
1 files changed, 1 insertions, 16 deletions
diff --git a/src/main/scala/chisel3/compatibility.scala b/src/main/scala/chisel3/compatibility.scala
index 38ef80ba..7066384b 100644
--- a/src/main/scala/chisel3/compatibility.scala
+++ b/src/main/scala/chisel3/compatibility.scala
@@ -259,16 +259,7 @@ package object Chisel {
implicit def resetToBool(reset: Reset): Bool = reset.asBool
- import chisel3.experimental.Param
- abstract class BlackBox(params: Map[String, Param] = Map.empty[String, Param]) extends chisel3.BlackBox(params) {
- // This class auto-wraps the BlackBox with IO(...), allowing legacy code (where IO(...) wasn't
- // required) to build.
- override def _compatAutoWrapPorts(): Unit = {
- if (!_compatIoPortBound()) {
- _bindIoInPlace(io)
- }
- }
- }
+ type BlackBox = chisel3.internal.LegacyBlackBox
type MemBase[T <: Data] = chisel3.MemBase[T]
@@ -321,12 +312,6 @@ package object Chisel {
this(None, Option(_reset))(moduleCompileOptions)
def this(_clock: Clock, _reset: Bool)(implicit moduleCompileOptions: CompileOptions) =
this(Option(_clock), Option(_reset))(moduleCompileOptions)
-
- override def _compatAutoWrapPorts(): Unit = {
- if (!_compatIoPortBound() && io != null) {
- _bindIoInPlace(io)
- }
- }
}
val Module = chisel3.Module