summaryrefslogtreecommitdiff
path: root/src/main/scala/Chisel
diff options
context:
space:
mode:
authorjackkoenig2016-03-15 12:36:21 -0700
committerjackkoenig2016-03-15 12:36:21 -0700
commite6ee1ddb79c219e313e530a029d8402274fbaebc (patch)
treee1453e12cf17e5ebbe5f637563803ad0f9e5193e /src/main/scala/Chisel
parent291a275abdfec9b5fc4e23f653742080cdc5d351 (diff)
Add =/= to SInt
Diffstat (limited to 'src/main/scala/Chisel')
-rw-r--r--src/main/scala/Chisel/Bits.scala1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/main/scala/Chisel/Bits.scala b/src/main/scala/Chisel/Bits.scala
index 8f2e1b09..3d79af60 100644
--- a/src/main/scala/Chisel/Bits.scala
+++ b/src/main/scala/Chisel/Bits.scala
@@ -452,6 +452,7 @@ sealed class SInt private (dir: Direction, width: Width, lit: Option[SLit] = Non
def <= (other: SInt): Bool = compop(LessEqOp, other)
def >= (other: SInt): Bool = compop(GreaterEqOp, other)
def != (other: SInt): Bool = compop(NotEqualOp, other)
+ def =/= (other: SInt): Bool = compop(NotEqualOp, other)
def === (other: SInt): Bool = compop(EqualOp, other)
def abs(): UInt = Mux(this < SInt(0), (-this).asUInt, this.asUInt)