summaryrefslogtreecommitdiff
path: root/src/main/scala/Chisel/Main.scala
diff options
context:
space:
mode:
authorPalmer Dabbelt2016-02-02 23:31:38 -0800
committerPalmer Dabbelt2016-02-02 23:35:19 -0800
commit7441d8c5c556f2a8c2feb46d76ef051841ef71de (patch)
tree21865b8dc691f6dd0767c53fc85c525036edf0ae /src/main/scala/Chisel/Main.scala
parent8d8c407c0c1693160d6f0972165e376e09aa99c9 (diff)
Add some Chisel2 driver emulation methods
I don't want to have to maintain a big rocket-chip fork to have it run through Chisel3, so instead I'm adding back some of the driver routines that existed in Chisel2.
Diffstat (limited to 'src/main/scala/Chisel/Main.scala')
-rw-r--r--src/main/scala/Chisel/Main.scala8
1 files changed, 8 insertions, 0 deletions
diff --git a/src/main/scala/Chisel/Main.scala b/src/main/scala/Chisel/Main.scala
index 23abc763..750e8712 100644
--- a/src/main/scala/Chisel/Main.scala
+++ b/src/main/scala/Chisel/Main.scala
@@ -2,7 +2,15 @@
package Chisel
+import java.io.File
+
@deprecated("chiselMain doesn't exist in Chisel3", "3.0") object chiselMain {
def apply[T <: Module](args: Array[String], gen: () => T) =
Predef.assert(false)
+
+ def run[T <: Module] (args: Array[String], gen: () => T) = {
+ def circuit = Driver.elaborate(gen)
+ def output_file = new File(Driver.targetDir + "/" + circuit.name + ".fir")
+ Driver.dumpFirrtl(circuit, Option(output_file))
+ }
}