summaryrefslogtreecommitdiff
path: root/project
diff options
context:
space:
mode:
authorJiuyang Liu2021-05-09 13:32:48 +0000
committerGitHub2021-05-09 13:32:48 +0000
commitc118facb82e43c010a6333c5281b956a7c9c7e20 (patch)
tree96ae73b285c2fee4ce9f5d5305fa798374dbeeb6 /project
parent1f798a3a196b190cc5e100734f1f5479729431ac (diff)
Fix ShiftRegister with 0 delay. (#1903)
* Add test to check ShiftRegister(s) with delay is 0. This should break ShiftRegister(x, 0) since last is not exist in a empty Seq. Originally, test only test 1 to 4, which missed a potential bug from #1723. * Fix ShiftRegister with 0 delay. if ShiftRegisters is empty, java will complain: ``` java.util.NoSuchElementException scala.collection.LinearSeqOptimized.last(LinearSeqOptimized.scala:150) ``` This fix this issue and return `in` directly when ShiftRegister size is 0. Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
Diffstat (limited to 'project')
0 files changed, 0 insertions, 0 deletions