summaryrefslogtreecommitdiff
path: root/docs
diff options
context:
space:
mode:
authorNick2021-10-02 23:41:00 -0400
committerGitHub2021-10-02 23:41:00 -0400
commit7360c81509420fdf94962abed42cd19de7331619 (patch)
tree17cc05a738bae15c2aaa893a64306c7f6e3f1fd2 /docs
parent92f1ace73c85de859082eaa917eaacfce026fdf8 (diff)
Fix typos in documentation (#2141)
Close #2138
Diffstat (limited to 'docs')
-rw-r--r--docs/src/explanations/functional-abstraction.md8
-rw-r--r--docs/src/explanations/modules.md4
2 files changed, 6 insertions, 6 deletions
diff --git a/docs/src/explanations/functional-abstraction.md b/docs/src/explanations/functional-abstraction.md
index 4e3900b6..596d869a 100644
--- a/docs/src/explanations/functional-abstraction.md
+++ b/docs/src/explanations/functional-abstraction.md
@@ -23,10 +23,10 @@ def clb(a: UInt, b: UInt, c: UInt, d: UInt): UInt =
where ```clb``` is the function which takes ```a```, ```b```,
```c```, ```d``` as arguments and returns a wire to the output of a
boolean circuit. The ```def``` keyword is part of Scala and
-introduces a function definition, with each argument followed by a colon then its type,
-and the function return type given after the colon following the
-argument list. The equals (```=})```sign separates the function argument list from the function
-definition.
+introduces a function definition, with each argument followed by a colon then
+its type, and the function return type given after the colon following the
+argument list. The equals (`=`) sign separates the function argument list
+from the function definition.
We can then use the block in another circuit as follows:
```scala mdoc:silent
diff --git a/docs/src/explanations/modules.md b/docs/src/explanations/modules.md
index f82a14d6..fcdc6020 100644
--- a/docs/src/explanations/modules.md
+++ b/docs/src/explanations/modules.md
@@ -132,7 +132,7 @@ class FooWrapper extends RawModule {
In the example above, the `RawModule` is used to change the reset polarity
of module `SlaveSpi`. Indeed, the reset is active high by default in Chisel
modules, then using `withClockAndReset(clock, !rstn)` we can use an active low
-reset in entire design.
+reset in the entire design.
-The clock is just wired as it, but if needed, `RawModule` can be used in
+The clock is just wired as is, but if needed, `RawModule` can be used in
conjunction with `BlackBox` to connect a differential clock input for example.