summaryrefslogtreecommitdiff
path: root/docs/src/explanations/modules.md
diff options
context:
space:
mode:
authorJack2021-12-18 08:27:38 +0000
committerJack2021-12-18 08:27:38 +0000
commitdd9ad534771247ac16eaa47eb9794102736b5102 (patch)
treed4566d317cb8526b79017de1e438aea8217dd1d4 /docs/src/explanations/modules.md
parent440edc4436fb3a8a4175ae425a0d31c4997ee60f (diff)
parentf50f74f583fba7b98e550c440df091e559ce32b8 (diff)
Merge branch 'master' into 3.5-release
Diffstat (limited to 'docs/src/explanations/modules.md')
-rw-r--r--docs/src/explanations/modules.md4
1 files changed, 2 insertions, 2 deletions
diff --git a/docs/src/explanations/modules.md b/docs/src/explanations/modules.md
index f82a14d6..fcdc6020 100644
--- a/docs/src/explanations/modules.md
+++ b/docs/src/explanations/modules.md
@@ -132,7 +132,7 @@ class FooWrapper extends RawModule {
In the example above, the `RawModule` is used to change the reset polarity
of module `SlaveSpi`. Indeed, the reset is active high by default in Chisel
modules, then using `withClockAndReset(clock, !rstn)` we can use an active low
-reset in entire design.
+reset in the entire design.
-The clock is just wired as it, but if needed, `RawModule` can be used in
+The clock is just wired as is, but if needed, `RawModule` can be used in
conjunction with `BlackBox` to connect a differential clock input for example.