summaryrefslogtreecommitdiff
path: root/core/src/main
diff options
context:
space:
mode:
authorJiuyang Liu2021-12-15 08:40:14 +0800
committerGitHub2021-12-15 00:40:14 +0000
commit7e8ec50376f852d5ab35d7609d986c7e4128abb1 (patch)
treeebc53c982f300ac8db35b4cf6f2cc4addd748aa6 /core/src/main
parent21e324727e99f0bc124aaddea7fe294b4111c23a (diff)
deprecate getModulePorts (#2284)
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
Diffstat (limited to 'core/src/main')
-rw-r--r--core/src/main/scala/chisel3/package.scala1
1 files changed, 1 insertions, 0 deletions
diff --git a/core/src/main/scala/chisel3/package.scala b/core/src/main/scala/chisel3/package.scala
index 68e482dd..faca3ae4 100644
--- a/core/src/main/scala/chisel3/package.scala
+++ b/core/src/main/scala/chisel3/package.scala
@@ -221,6 +221,7 @@ package object chisel3 {
def getDataElements(a: Aggregate): Seq[Element] = {
a.allElements
}
+ @deprecated("duplicated with DataMirror.fullModulePorts, this returns an internal API, will be removed in Chisel 3.6", "Chisel 3.5")
def getModulePorts(m: Module): Seq[Port] = m.getPorts
class BindingException(message: String) extends ChiselException(message)