summaryrefslogtreecommitdiff
path: root/core/src/main/scala/chisel3/package.scala
diff options
context:
space:
mode:
authorAditya Naik2024-06-05 13:09:47 -0700
committerAditya Naik2024-06-05 13:09:47 -0700
commite9d996e2a4f27e194ce3503d3ea8d9651b3ac3c2 (patch)
tree6e3cfbabc9b4542356843b8512946b4a0f8efde3 /core/src/main/scala/chisel3/package.scala
parentc60561c8e7c58939e53b5a955f646900139d9c67 (diff)
Readd ports that were deleted for testing
Diffstat (limited to 'core/src/main/scala/chisel3/package.scala')
-rw-r--r--core/src/main/scala/chisel3/package.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/core/src/main/scala/chisel3/package.scala b/core/src/main/scala/chisel3/package.scala
index 856cbbd2..72a3515c 100644
--- a/core/src/main/scala/chisel3/package.scala
+++ b/core/src/main/scala/chisel3/package.scala
@@ -342,7 +342,7 @@ package object chisel3 {
"duplicated with DataMirror.fullModulePorts, this returns an internal API, will be removed in Chisel 3.6",
"Chisel 3.5"
)
- def getModulePorts(m: Module): Seq[Port] = Seq.empty
+ def getModulePorts(m: Module): Seq[Port] = m.getPorts
class BindingException(message: String) extends ChiselException(message)