summaryrefslogtreecommitdiff
path: root/core/src/main/scala/chisel3/dontTouch.scala
diff options
context:
space:
mode:
authorJack Koenig2022-01-10 10:39:52 -0800
committerJack Koenig2022-01-10 15:53:55 -0800
commit3131c0daad41dea78bede4517669e376c41a325a (patch)
tree55baed78a6a01f80ff3952a08233ca553a19964f /core/src/main/scala/chisel3/dontTouch.scala
parentdd36f97a82746cec0b25b94651581fe799e24579 (diff)
Apply scalafmt
Command: sbt scalafmtAll
Diffstat (limited to 'core/src/main/scala/chisel3/dontTouch.scala')
-rw-r--r--core/src/main/scala/chisel3/dontTouch.scala3
1 files changed, 2 insertions, 1 deletions
diff --git a/core/src/main/scala/chisel3/dontTouch.scala b/core/src/main/scala/chisel3/dontTouch.scala
index e679f1a4..dc998ff5 100644
--- a/core/src/main/scala/chisel3/dontTouch.scala
+++ b/core/src/main/scala/chisel3/dontTouch.scala
@@ -2,7 +2,7 @@
package chisel3
-import chisel3.experimental.{ChiselAnnotation, annotate, requireIsHardware}
+import chisel3.experimental.{annotate, requireIsHardware, ChiselAnnotation}
import firrtl.transforms.DontTouchAnnotation
/** Marks that a signal is an optimization barrier to Chisel and the FIRRTL compiler. This has the effect of
@@ -26,6 +26,7 @@ import firrtl.transforms.DontTouchAnnotation
* dontTouch.
*/
object dontTouch {
+
/** Mark a signal as an optimization barrier to Chisel and FIRRTL.
*
* @note Requires the argument to be bound to hardware