summaryrefslogtreecommitdiff
path: root/core/src/main/scala/chisel3/Clock.scala
diff options
context:
space:
mode:
authorJack Koenig2020-03-22 18:13:58 -0700
committerJack Koenig2020-03-25 19:17:15 -0700
commitfbf5e6f1a0e8bf535d465b748ad554575fe62156 (patch)
tree578858ab6d219ca6daf44cf87b73f75054989097 /core/src/main/scala/chisel3/Clock.scala
parentb2e004fb615a3c931d910a338b9faa99c1c975d7 (diff)
Rename subprojects to more canonical names
* Rename coreMacros to macros * Rename chiselFrontend to core Also make each subproject publish with "chisel3-" as a prefix
Diffstat (limited to 'core/src/main/scala/chisel3/Clock.scala')
-rw-r--r--core/src/main/scala/chisel3/Clock.scala43
1 files changed, 43 insertions, 0 deletions
diff --git a/core/src/main/scala/chisel3/Clock.scala b/core/src/main/scala/chisel3/Clock.scala
new file mode 100644
index 00000000..d7975b1e
--- /dev/null
+++ b/core/src/main/scala/chisel3/Clock.scala
@@ -0,0 +1,43 @@
+// See LICENSE for license details.
+
+package chisel3
+
+import scala.language.experimental.macros
+import chisel3.internal.Builder.pushOp
+import chisel3.internal.firrtl._
+import chisel3.internal.sourceinfo._
+import chisel3.internal.firrtl.PrimOp.AsUIntOp
+
+object Clock {
+ def apply(): Clock = new Clock
+}
+
+// TODO: Document this.
+sealed class Clock(private[chisel3] val width: Width = Width(1)) extends Element {
+ override def toString: String = s"Clock$bindingToString"
+
+ def cloneType: this.type = Clock().asInstanceOf[this.type]
+
+ private[chisel3] def typeEquivalent(that: Data): Boolean =
+ this.getClass == that.getClass
+
+ override def connect(that: Data)(implicit sourceInfo: SourceInfo, connectCompileOptions: CompileOptions): Unit = that match { // scalastyle:ignore line.size.limit
+ case _: Clock => super.connect(that)(sourceInfo, connectCompileOptions)
+ case _ => super.badConnect(that)(sourceInfo)
+ }
+
+ override def litOption: Option[BigInt] = None
+
+ /** Not really supported */
+ def toPrintable: Printable = PString("CLOCK")
+
+ /** Returns the contents of the clock wire as a [[Bool]]. */
+ final def asBool(): Bool = macro SourceInfoTransform.noArg
+ def do_asBool(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): Bool = this.asUInt().asBool()
+
+ override def do_asUInt(implicit sourceInfo: SourceInfo, connectCompileOptions: CompileOptions): UInt = pushOp(DefPrim(sourceInfo, UInt(this.width), AsUIntOp, ref)) // scalastyle:ignore line.size.limit
+ private[chisel3] override def connectFromBits(that: Bits)(implicit sourceInfo: SourceInfo,
+ compileOptions: CompileOptions): Unit = {
+ this := that.asBool.asClock
+ }
+}