summaryrefslogtreecommitdiff
path: root/core/src/main/scala/chisel3/BoolFactory.scala
diff options
context:
space:
mode:
authorJack Koenig2022-01-10 10:39:52 -0800
committerJack Koenig2022-01-10 15:53:55 -0800
commit3131c0daad41dea78bede4517669e376c41a325a (patch)
tree55baed78a6a01f80ff3952a08233ca553a19964f /core/src/main/scala/chisel3/BoolFactory.scala
parentdd36f97a82746cec0b25b94651581fe799e24579 (diff)
Apply scalafmt
Command: sbt scalafmtAll
Diffstat (limited to 'core/src/main/scala/chisel3/BoolFactory.scala')
-rw-r--r--core/src/main/scala/chisel3/BoolFactory.scala6
1 files changed, 3 insertions, 3 deletions
diff --git a/core/src/main/scala/chisel3/BoolFactory.scala b/core/src/main/scala/chisel3/BoolFactory.scala
index 787f1e5e..1d96659f 100644
--- a/core/src/main/scala/chisel3/BoolFactory.scala
+++ b/core/src/main/scala/chisel3/BoolFactory.scala
@@ -4,14 +4,14 @@ package chisel3
import chisel3.internal.firrtl.{ULit, Width}
-
trait BoolFactory {
+
/** Creates an empty Bool.
- */
+ */
def apply(): Bool = new Bool()
/** Creates Bool literal.
- */
+ */
protected[chisel3] def Lit(x: Boolean): Bool = {
val result = new Bool()
val lit = ULit(if (x) 1 else 0, Width(1))