summaryrefslogtreecommitdiff
path: root/core/src/main/scala/chisel3/BoolFactory.scala
diff options
context:
space:
mode:
authorJack2022-01-12 04:27:19 +0000
committerJack2022-01-12 04:27:19 +0000
commit29df513e348cc809876893f650af8180f0190496 (patch)
tree06daaea954b4e5af7113f06e4bdbb78b33515cb3 /core/src/main/scala/chisel3/BoolFactory.scala
parent5242ce90659decb9058ee75db56e5c188029fbf9 (diff)
parent747d16311bdf185d2e98e452b14cb5d8ccca004c (diff)
Merge branch 'master' into 3.5-release
Diffstat (limited to 'core/src/main/scala/chisel3/BoolFactory.scala')
-rw-r--r--core/src/main/scala/chisel3/BoolFactory.scala6
1 files changed, 3 insertions, 3 deletions
diff --git a/core/src/main/scala/chisel3/BoolFactory.scala b/core/src/main/scala/chisel3/BoolFactory.scala
index 787f1e5e..1d96659f 100644
--- a/core/src/main/scala/chisel3/BoolFactory.scala
+++ b/core/src/main/scala/chisel3/BoolFactory.scala
@@ -4,14 +4,14 @@ package chisel3
import chisel3.internal.firrtl.{ULit, Width}
-
trait BoolFactory {
+
/** Creates an empty Bool.
- */
+ */
def apply(): Bool = new Bool()
/** Creates Bool literal.
- */
+ */
protected[chisel3] def Lit(x: Boolean): Bool = {
val result = new Bool()
val lit = ULit(if (x) 1 else 0, Width(1))