summaryrefslogtreecommitdiff
path: root/chiselFrontend/src
diff options
context:
space:
mode:
authorSchuyler Eldridge2019-07-24 16:49:12 -0400
committerGitHub2019-07-24 16:49:12 -0400
commit40c0afad701902327335a5960bca21d606337202 (patch)
tree783017125bd6ea7e1516cf5cb372363e6cca328f /chiselFrontend/src
parentaaf963f95bf1f4e9f3e5a8225925b4df7d01e795 (diff)
parent59d6ab518368c64c956a71a608476cf9330c49fc (diff)
Merge pull request #1129 from freechipsproject/num-maxwidth
Fix Num.+ Scaladoc
Diffstat (limited to 'chiselFrontend/src')
-rw-r--r--chiselFrontend/src/main/scala/chisel3/Bits.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/Bits.scala b/chiselFrontend/src/main/scala/chisel3/Bits.scala
index 2a8e8d1e..7462708c 100644
--- a/chiselFrontend/src/main/scala/chisel3/Bits.scala
+++ b/chiselFrontend/src/main/scala/chisel3/Bits.scala
@@ -492,7 +492,7 @@ abstract trait Num[T <: Data] {
*
* @param that a $numType
* @return the sum of this $coll and `that`
- * $maxWidthPlusOne
+ * $maxWidth
* @group Arithmetic
*/
final def + (that: T): T = macro SourceInfoTransform.thatArg