summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3/internal
diff options
context:
space:
mode:
authorEdward Wang2019-04-10 00:16:48 -0700
committeredwardcwang2019-04-19 13:02:34 -0700
commit32acdcf63ab74e7d47d7600f2211a72dd19280c3 (patch)
treee4ff45be46e9353a06814aeecb9207284df388e8 /chiselFrontend/src/main/scala/chisel3/internal
parentfe5571d5218149ead6df36c82485bce8e31a223f (diff)
Fix wrong directionality for Vec(Flipped())
Create Chisel IR Port() in a way that Converter is happy with. Also add more extensive test suite for future-proofing. Close #1063
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3/internal')
0 files changed, 0 insertions, 0 deletions