summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3/core/Printf.scala
diff options
context:
space:
mode:
authorJack Koenig2018-12-04 13:53:36 -0800
committerGitHub2018-12-04 13:53:36 -0800
commit83f2a65a3ab1d21258883c0b113406ef9900a57f (patch)
treec21edf9bc9c5f2f42ec5716a829145024bb82862 /chiselFrontend/src/main/scala/chisel3/core/Printf.scala
parentab951049c2c60402e2318ba863520d4a16c8288d (diff)
parent3db21bd8e5a32c29efa55494d180dac4d22589e5 (diff)
Merge pull request #950 from freechipsproject/as-bools
asBools, asBool, and chained apply on asBools
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3/core/Printf.scala')
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/Printf.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Printf.scala b/chiselFrontend/src/main/scala/chisel3/core/Printf.scala
index bfab57d8..53b62bc8 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/Printf.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/Printf.scala
@@ -86,7 +86,7 @@ object printf { // scalastyle:ignore object.name
* @param pable [[Printable]] to print
*/
def apply(pable: Printable)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): Unit = {
- when (!Module.reset.toBool) {
+ when (!Module.reset.asBool) {
printfWithoutReset(pable)
}
}