summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3/core/Data.scala
diff options
context:
space:
mode:
authorJack Koenig2018-12-19 11:04:00 -0800
committerGitHub2018-12-19 11:04:00 -0800
commit416b9d9d8f4363b4e0071526d99882bc01b8cda8 (patch)
treef660a222bb97400fd562f7dca0773e910c77a962 /chiselFrontend/src/main/scala/chisel3/core/Data.scala
parent9ce6d7de1510a9d73c718acc475f1000a9979e56 (diff)
Fix width inferencing issue (#952)
* Fix width propagation of non-literals in WireInit and RegInit * Change .getWidth to throw an exception instead of calling .get * Add utilities for checking inferred vs. known widths * Add tests for Wire, WireInit, Reg, and RegInit width inference * Add ScalaDoc for Reg, Wire, RegInit, and WireInit
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3/core/Data.scala')
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/Data.scala127
1 files changed, 114 insertions, 13 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Data.scala b/chiselFrontend/src/main/scala/chisel3/core/Data.scala
index f292d3c6..e56412e6 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/Data.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/Data.scala
@@ -429,9 +429,9 @@ abstract class Data extends HasId with NamedComponent with SourceInfoDoc {
*/
def litValue(): BigInt = litOption.get
- /** Returns the width, in bits, if currently known.
- * @throws java.util.NoSuchElementException if the width is not known. */
- final def getWidth: Int = width.get
+ /** Returns the width, in bits, if currently known. */
+ final def getWidth: Int =
+ if (isWidthKnown) width.get else throwException(s"Width of $this is unknown!")
/** Returns whether the width is currently known. */
final def isWidthKnown: Boolean = width.known
/** Returns Some(width) if the width is known, else None. */
@@ -484,6 +484,10 @@ abstract class Data extends HasId with NamedComponent with SourceInfoDoc {
}
trait WireFactory {
+ /** @usecase def apply[T <: Data](t: T): T
+ * Construct a [[Wire]] from a type template
+ * @param t The template from which to construct this wire
+ */
def apply[T <: Data](t: T)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T = {
if (compileOptions.declaredTypeMustBeUnbound) {
requireIsChiselType(t, "wire type")
@@ -502,17 +506,88 @@ trait WireFactory {
}
}
+/** Utility for constructing hardware wires
+ *
+ * The width of a `Wire` (inferred or not) is copied from the type template
+ * {{{
+ * val w0 = Wire(UInt()) // width is inferred
+ * val w1 = Wire(UInt(8.W)) // width is set to 8
+ *
+ * val w2 = Wire(Vec(4, UInt())) // width is inferred
+ * val w3 = Wire(Vec(4, UInt(8.W))) // width of each element is set to 8
+ *
+ * class MyBundle {
+ * val unknown = UInt()
+ * val known = UInt(8.W)
+ * }
+ * val w4 = Wire(new MyBundle)
+ * // Width of w4.unknown is inferred
+ * // Width of w4.known is set to 8
+ * }}}
+ *
+ */
object Wire extends WireFactory
+/** Utility for constructing hardware wires with a default connection
+ *
+ * The two forms of `WireInit` differ in how the type and width of the resulting [[Wire]] are
+ * specified.
+ *
+ * ==Single Argument==
+ * The single argument form uses the argument to specify both the type and default connection. For
+ * non-literal [[Bits]], the width of the [[Wire]] will be inferred. For literal [[Bits]] and all
+ * non-Bits arguments, the type will be copied from the argument. See the following examples for
+ * more details:
+ *
+ * 1. Literal [[Bits]] initializer: width will be set to match
+ * {{{
+ * val w1 = WireInit(1.U) // width will be inferred to be 1
+ * val w2 = WireInit(1.U(8.W)) // width is set to 8
+ * }}}
+ *
+ * 2. Non-Literal [[Element]] initializer - width will be inferred
+ * {{{
+ * val x = Wire(UInt())
+ * val y = Wire(UInt(8.W))
+ * val w1 = WireInit(x) // width will be inferred
+ * val w2 = WireInit(y) // width will be inferred
+ * }}}
+ *
+ * 3. [[Aggregate]] initializer - width will be set to match the aggregate
+ *
+ * {{{
+ * class MyBundle {
+ * val unknown = UInt()
+ * val known = UInt(8.W)
+ * }
+ * val w1 = Wire(new MyBundle)
+ * val w2 = WireInit(w1)
+ * // Width of w2.unknown is inferred
+ * // Width of w2.known is set to 8
+ * }}}
+ *
+ * ==Double Argument==
+ * The double argument form allows the type of the [[Wire]] and the default connection to be
+ * specified independently.
+ *
+ * The width inference semantics for `WireInit` with two arguments match those of [[Wire]]. The
+ * first argument to `WireInit` is the type template which defines the width of the `Wire` in
+ * exactly the same way as the only argument to [[Wire]].
+ *
+ * More explicitly, you can reason about `WireInit` with multiple arguments as if it were defined
+ * as:
+ * {{{
+ * def WireInit[T <: Data](t: T, init: T): T = {
+ * val x = Wire(t)
+ * x := init
+ * x
+ * }
+ * }}}
+ *
+ * @note The `Init` in `WireInit` refers to a `default` connection. This is in contrast to
+ * [[RegInit]] where the `Init` refers to a value on reset.
+ */
object WireInit {
- def apply[T <: Data](init: T)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T = {
- val model = (init match {
- // For e.g. Wire(init=0.U(k.W)), fix the Reg's width to k
- case init: Bits if init.litIsForcedWidth == Some(false) => init.cloneTypeWidth(Width())
- case _ => init.cloneTypeFull
- }).asInstanceOf[T]
- apply(model, init)
- }
private def applyImpl[T <: Data](t: T, init: Data)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T = {
implicit val noSourceInfo = UnlocatableSourceInfo
@@ -522,12 +597,38 @@ object WireInit {
x
}
- def apply[T <: Data](t: T, init: T)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T = {
+ /** @usecase def apply[T <: Data](t: T, init: DontCare.type): T
+ * Construct a [[Wire]] with a type template and a [[DontCare]] default
+ * @param t The type template used to construct this [[Wire]]
+ * @param init The default connection to this [[Wire]], can only be [[DontCare]]
+ * @note This is really just a specialized form of `apply[T <: Data](t: T, init: T): T` with [[DontCare]]
+ * as `init`
+ */
+ def apply[T <: Data](t: T, init: DontCare.type)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T = {
applyImpl(t, init)
}
- def apply[T <: Data](t: T, init: DontCare.type)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T = {
+
+ /** @usecase def apply[T <: Data](t: T, init: T): T
+ * Construct a [[Wire]] with a type template and a default connection
+ * @param t The type template used to construct this [[Wire]]
+ * @param init The hardware value that will serve as the default value
+ */
+ def apply[T <: Data](t: T, init: T)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T = {
applyImpl(t, init)
}
+
+ /** @usecase def apply[T <: Data](init: T): T
+ * Construct a [[Wire]] with a default connection
+ * @param init The hardware value that will serve as a type template and default value
+ */
+ def apply[T <: Data](init: T)(implicit sourceInfo: SourceInfo, compileOptions: CompileOptions): T = {
+ val model = (init match {
+ // If init is a literal without forced width OR any non-literal, let width be inferred
+ case init: Bits if !init.litIsForcedWidth.getOrElse(false) => init.cloneTypeWidth(Width())
+ case _ => init.cloneTypeFull
+ }).asInstanceOf[T]
+ apply(model, init)
+ }
}
/** RHS (source) for Invalidate API.