summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3/core/CompileOptions.scala
diff options
context:
space:
mode:
authorAndrew Waterman2016-10-05 14:16:13 -0700
committerAndrew Waterman2016-10-05 16:04:45 -0700
commita18002c879d14b6c51cd49311a3b2a99a6a204fc (patch)
tree1954d414a3f5e274edb429c9d9c9186cfd8438f7 /chiselFrontend/src/main/scala/chisel3/core/CompileOptions.scala
parent0878b7a7d30038797e3711ad2d44ab0bc753bab1 (diff)
Give <> and := legacy behavior in compatibility mode
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3/core/CompileOptions.scala')
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/CompileOptions.scala4
1 files changed, 4 insertions, 0 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/CompileOptions.scala b/chiselFrontend/src/main/scala/chisel3/core/CompileOptions.scala
index 85aa8cdc..4dea39b5 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/CompileOptions.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/CompileOptions.scala
@@ -20,6 +20,8 @@ trait CompileOptions {
// Issue a deprecation warning if Data.{flip, asInput,asOutput} is used
// instead of Flipped, Input, or Output.
val deprecateOldDirectionMethods: Boolean
+ // Check that referenced Data have actually been declared.
+ val checkSynthesizable: Boolean
}
object CompileOptions {
@@ -38,6 +40,7 @@ object ExplicitCompileOptions {
val dontTryConnectionsSwapped = false
val dontAssumeDirectionality = false
val deprecateOldDirectionMethods = false
+ val checkSynthesizable = false
}
// Collection of "strict" connection compile options, preferred for new code.
@@ -49,5 +52,6 @@ object ExplicitCompileOptions {
val dontTryConnectionsSwapped = true
val dontAssumeDirectionality = true
val deprecateOldDirectionMethods = true
+ val checkSynthesizable = true
}
}