summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3/core/ChiselAnnotation.scala
diff options
context:
space:
mode:
authorJack Koenig2016-12-14 12:32:04 -0800
committerGitHub2016-12-14 12:32:04 -0800
commit72e6c884b3f66a379982e5b3efc01afc563275cd (patch)
tree86a5dc5cdc031a6bfff8fe0e22a5549e89d587a2 /chiselFrontend/src/main/scala/chisel3/core/ChiselAnnotation.scala
parentc5b39d05dc723daf4297c7b016de745ce4712460 (diff)
Change noenq in ReadyValid to use an uninitialized Wire instead of zero (#364)
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3/core/ChiselAnnotation.scala')
0 files changed, 0 insertions, 0 deletions