summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
diff options
context:
space:
mode:
authorSchuyler Eldridge2019-05-13 13:01:55 -0400
committerGitHub2019-05-13 13:01:55 -0400
commitdf0e0b1cc4b566fc098ac3a6d34ec6d9a551d21d (patch)
treed0eb97809c3014ee9dd5076f6663d62cd0406eb5 /chiselFrontend/src/main/scala/chisel3/core/Bits.scala
parente1aa5f3f5c0cdeb204047c3ca50801d9f7ea25f1 (diff)
parent86530051191b47f852d35a61e86143f89b53cdd9 (diff)
Merge pull request #1022 from freechipsproject/cleanup-scaladoc
Miscellaneous Scaladoc Cleanup
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3/core/Bits.scala')
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/Bits.scala4
1 files changed, 2 insertions, 2 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Bits.scala b/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
index 424db5cb..b18b27e5 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/Bits.scala
@@ -1285,7 +1285,7 @@ sealed class Bool() extends UInt(1.W) with Reset {
*
* @param that a hardware $coll
* @return the lgocial or of this $coll and `that`
- * @note this is equivalent to [[Bool.|]]
+ * @note this is equivalent to [[Bool!.|(that:chisel3\.core\.Bool)* Bool.|)]]
* @group Logical
*/
def || (that: Bool): Bool = macro SourceInfoTransform.thatArg
@@ -1297,7 +1297,7 @@ sealed class Bool() extends UInt(1.W) with Reset {
*
* @param that a hardware $coll
* @return the lgocial and of this $coll and `that`
- * @note this is equivalent to [[Bool.&]]
+ * @note this is equivalent to [[Bool!.&(that:chisel3\.core\.Bool)* Bool.&]]
* @group Logical
*/
def && (that: Bool): Bool = macro SourceInfoTransform.thatArg