summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3/ModuleAspect.scala
diff options
context:
space:
mode:
authorJack Koenig2020-03-22 18:13:58 -0700
committerJack Koenig2020-03-25 19:17:15 -0700
commitfbf5e6f1a0e8bf535d465b748ad554575fe62156 (patch)
tree578858ab6d219ca6daf44cf87b73f75054989097 /chiselFrontend/src/main/scala/chisel3/ModuleAspect.scala
parentb2e004fb615a3c931d910a338b9faa99c1c975d7 (diff)
Rename subprojects to more canonical names
* Rename coreMacros to macros * Rename chiselFrontend to core Also make each subproject publish with "chisel3-" as a prefix
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3/ModuleAspect.scala')
-rw-r--r--chiselFrontend/src/main/scala/chisel3/ModuleAspect.scala26
1 files changed, 0 insertions, 26 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/ModuleAspect.scala b/chiselFrontend/src/main/scala/chisel3/ModuleAspect.scala
deleted file mode 100644
index 20793cd7..00000000
--- a/chiselFrontend/src/main/scala/chisel3/ModuleAspect.scala
+++ /dev/null
@@ -1,26 +0,0 @@
-// See LICENSE for license details.
-
-package chisel3
-
-import chisel3.internal.Builder
-
-/** Used by Chisel Aspects to inject Chisel code into modules, after they have been elaborated.
- * This is an internal API - don't use!
- *
- * It adds itself as an aspect to the module, which allows proper checking of connection and binding legality.
- *
- * @param module Module for which this object is an aspect of
- * @param moduleCompileOptions
- */
-abstract class ModuleAspect private[chisel3] (module: RawModule)
- (implicit moduleCompileOptions: CompileOptions) extends RawModule {
-
- Builder.addAspect(module, this)
-
- override def circuitName: String = module.toTarget.circuit
-
- override def desiredName: String = module.name
-
- override val _namespace = module._namespace
-}
-