summaryrefslogtreecommitdiff
path: root/build.sc
diff options
context:
space:
mode:
authorJack2021-12-18 08:27:38 +0000
committerJack2021-12-18 08:27:38 +0000
commitdd9ad534771247ac16eaa47eb9794102736b5102 (patch)
treed4566d317cb8526b79017de1e438aea8217dd1d4 /build.sc
parent440edc4436fb3a8a4175ae425a0d31c4997ee60f (diff)
parentf50f74f583fba7b98e550c440df091e559ce32b8 (diff)
Merge branch 'master' into 3.5-release
Diffstat (limited to 'build.sc')
-rw-r--r--build.sc4
1 files changed, 2 insertions, 2 deletions
diff --git a/build.sc b/build.sc
index 814365ee..1afd55c4 100644
--- a/build.sc
+++ b/build.sc
@@ -45,7 +45,7 @@ trait CommonModule extends CrossSbtModule with PublishModule {
override def moduleDeps = super.moduleDeps ++ firrtlModule
override def ivyDeps = super.ivyDeps() ++ Agg(
- ivy"com.lihaoyi::os-lib:0.7.8",
+ ivy"com.lihaoyi::os-lib:0.8.0",
) ++ firrtlIvyDeps
def publishVersion = "3.5.0-RC2"
@@ -107,7 +107,7 @@ class chisel3CrossModule(val crossScalaVersion: String) extends CommonModule wit
override def scalacPluginClasspath = m.scalacPluginClasspath
override def ivyDeps = m.ivyDeps() ++ Agg(
- ivy"org.scalatest::scalatest:3.2.9",
+ ivy"org.scalatest::scalatest:3.2.10",
ivy"org.scalatestplus::scalacheck-1-14:3.2.2.0",
) ++ m.treadleIvyDeps