summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew Waterman2015-07-23 17:00:24 -0700
committerAndrew Waterman2015-07-23 17:00:24 -0700
commitf7224a4e9c2d937028f0b0e43ef450c70e5079ae (patch)
tree623890bc7bd1ddb7247fc4896359fca6607f8e28
parentf0ab7874eb88a4b807920b99f15e74ce1d4e7435 (diff)
FillInterleaved should accept & produce UInts
-rw-r--r--src/main/scala/utils.scala4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/main/scala/utils.scala b/src/main/scala/utils.scala
index db87e8cc..8e6ce571 100644
--- a/src/main/scala/utils.scala
+++ b/src/main/scala/utils.scala
@@ -31,8 +31,8 @@ object isPow2
object FillInterleaved
{
- def apply(n: Int, in: Bits): Bits = apply(n, in.toBools)
- def apply(n: Int, in: Seq[Bool]): Bits = Vec(in.map(Fill(n, _))).toBits
+ def apply(n: Int, in: UInt): UInt = apply(n, in.toBools)
+ def apply(n: Int, in: Seq[Bool]): UInt = Vec(in.map(Fill(n, _))).toBits
}
/** Returns the number of bits set (i.e value is 1) in the input signal.