summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorSchuyler Eldridge2019-09-25 15:27:18 -0400
committerSchuyler Eldridge2019-09-25 15:27:18 -0400
commite0238a23176e416836e6647b91390695e1b366c4 (patch)
tree22433953fe6e3ef7718b771b6614232b5215ea4f
parent70b59235cfef3c0391ddee0e406bc806e11a1557 (diff)
Simplify data types README description
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
-rw-r--r--README.md2
1 files changed, 1 insertions, 1 deletions
diff --git a/README.md b/README.md
index fb91897f..f4c70ae3 100644
--- a/README.md
+++ b/README.md
@@ -110,7 +110,7 @@ These simulation-based verification tools are available for Chisel:
If you are migrating from Chisel2, see [the migration guide on the wiki](https://github.com/ucb-bar/chisel3/wiki/Chisel3-vs-Chisel2).
### Data Types Overview
-These are the base data types for defining circuit wires (abstract types which may not be instantiated are greyed out):
+These are the base data types for defining circuit components:
![Image](https://raw.githubusercontent.com/freechipsproject/chisel3/master/doc/images/type_hierarchy.svg?sanitize=true)