summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authormergify[bot]2022-08-24 20:25:46 +0000
committerGitHub2022-08-24 20:25:46 +0000
commitae33fe50a5a9ef99125bb325fc5f10c831bb4186 (patch)
tree0165fcad39d115b6e9cf25210d528a1c8ab75901
parentc3b06d773f1fabd2519d6c705d68381d13f1c07f (diff)
CCC 2022 (#2698) (#2699)
(cherry picked from commit 78265e180c7ce6c3036d10aacca2d387224ea696) Co-authored-by: Jiuyang Liu <liu@jiuyang.me>
-rw-r--r--README.md26
1 files changed, 26 insertions, 0 deletions
diff --git a/README.md b/README.md
index 2383944f..1f9fb220 100644
--- a/README.md
+++ b/README.md
@@ -1,6 +1,32 @@
![Chisel 3](https://raw.githubusercontent.com/chipsalliance/chisel3/master/docs/src/images/chisel_logo.svg?sanitize=true)
---
+### CCC 2022
+CCC(Chisel Community Conference) is an annual gathering of Chisel community enthusiasts and technical exchange workshop. With the support of the Chisel development community and RISC-V International, this conference will bring together designers and developers with hands-on experience in Chisel from home and abroad to share cutting-edge results and experiences from both the open source community as well as industry.
+
+CCC2022 will be held online, You can add [ics file](https://calendar.google.com/calendar/embed?src=c_pluc02j9c4ambkiljlud3620fk%40group.calendar.google.com&ctz=Atlantic%2FAzores) to the calendar for conference agenda.
+
+Conference Time (in various time zones)
+* Saturday, August 27 ⋅ 09:00 - 16:00 UTC+8 (Shanghai/China)
+* Friday, August 26 ⋅ 21:00 - 04:00 UTC-4 (Eastern Daylight Time)
+* Friday, August 26 ⋅ 18:00 - 25:00 UTC-7 (Los Angeles/US)
+* Saturday, August 27 ⋅ 02:00 - 9:00 UTC+1 (London/UK)
+
+Click on [Zoom Link](https://us02web.zoom.us/j/87836037616?pwd=cXVUZjkrWlBDU3JuU0NLTU8zbG0xQT09) to participate.
+
+The conference agenda is:
+1. Constellation, a Open-source Chisel NoC Generator for SoCs - Jerry Zhao@UCB BAR
+2. The formal verification capabilities of chiseltest - Kevin Laeufer@UCB BAR
+3. Chisel Breakdown 03 - Jack Koenig@SiFive
+4. The Next Generation FIRRTL Compiler is Here! - Prithayan Barua&Hideto Ueno@SiFive
+5. Implementing RISC-V Scalar Cryptography/Bitmanip extensions in Chisel - Hongren Zheng@Tsinghua University+PLCT
+6. SCIRT: Bridging the Type System Gap for Circuit Generators - Ruikang Wang@Tsinghua University+PLCT
+7. ChiselDB: Mapping Hardware Data Structures to Database Tables for Efficient Data Analysis Jiawei Lin@ICT
+8. From Chisel to Chips in Fully Open-Source - Martin Schoeberl@DTU
+
+See you this week :)
+
+---
The **Constructing Hardware in a Scala Embedded Language** ([**Chisel**](https://www.chisel-lang.org)) is an open-source hardware description language (HDL) used to describe digital electronics and circuits at the register-transfer level that facilitates **advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs**.