summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRichard Lin2016-11-22 13:15:20 -0800
committerGitHub2016-11-22 13:15:20 -0800
commit6fa4a798560ec152451561ad00ef1fe1dd6db3ad (patch)
tree6700c5cd67d7890bf6bddec72ea95bad72703964
parent8cb4e0cc38e2bf1ec596ae000caaf8e49c47dc31 (diff)
parentaadab5ae2c957f9619e8d8c5a2518a871eea2659 (diff)
Merge pull request #378 from ucb-bar/onetruejar
Don't publish sub-project JARs
-rw-r--r--build.sbt14
1 files changed, 8 insertions, 6 deletions
diff --git a/build.sbt b/build.sbt
index dd36f25f..939865d9 100644
--- a/build.sbt
+++ b/build.sbt
@@ -98,16 +98,19 @@ lazy val chiselSettings = Seq (
lazy val coreMacros = (project in file("coreMacros")).
settings(commonSettings: _*).
settings(
- libraryDependencies += "org.scala-lang" % "scala-reflect" % scalaVersion.value
+ libraryDependencies += "org.scala-lang" % "scala-reflect" % scalaVersion.value,
+ publishArtifact := false
)
lazy val chiselFrontend = (project in file("chiselFrontend")).
settings(commonSettings: _*).
settings(
- libraryDependencies += "org.scala-lang" % "scala-reflect" % scalaVersion.value
+ libraryDependencies += "org.scala-lang" % "scala-reflect" % scalaVersion.value,
+ publishArtifact := false
).
dependsOn(coreMacros)
+
lazy val chisel = (project in file(".")).
enablePlugins(BuildInfoPlugin).
settings(
@@ -119,8 +122,8 @@ lazy val chisel = (project in file(".")).
settings(commonSettings: _*).
settings(customUnidocSettings: _*).
settings(chiselSettings: _*).
- dependsOn(coreMacros).
- dependsOn(chiselFrontend).
+ dependsOn(coreMacros % "compile-internal;test-internal").
+ dependsOn(chiselFrontend % "compile-internal;test-internal").
settings(
aggregate in doc := false,
// Include macro classes, resources, and sources main jar.
@@ -128,5 +131,4 @@ lazy val chisel = (project in file(".")).
mappings in (Compile, packageSrc) <++= mappings in (coreMacros, Compile, packageSrc),
mappings in (Compile, packageBin) <++= mappings in (chiselFrontend, Compile, packageBin),
mappings in (Compile, packageSrc) <++= mappings in (chiselFrontend, Compile, packageSrc)
- ).
- aggregate(coreMacros, chiselFrontend)
+ )