blob: 77cf13b386ca2c31b3fbb06f37a11ba8e5109ef5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
|
; RUN: firrtl -i %s -o %s.flo -x abcdefgh -p c | tee %s.out | FileCheck %s
;CHECK: Lower To Ground
circuit top :
module M :
wire w : { flip x : UInt(10)}
reg r : { flip x : UInt(10)}
w := r ; CHECK r$x := w$x
w.x := r.x ; CHECK w$x := r$x
; CHECK: Finished Lower To Ground
|