blob: 41aea1f4902039c0f57da01a8137fd89cb6cc80a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
; RUN: firrtl -i %s -o %s.flo -X flo -p cg | tee %s.out | FileCheck %s
;CHECK: Resolve Genders
circuit top :
module top :
wire m : UInt<32>[2][2][2]
wire i : UInt
accessor a = m[i] ;CHECK: accessor a = m@<g:m>[i@<g:m>]@<g:m>
accessor b = a[i] ;CHECK: accessor b = a@<g:m>[i@<g:m>]@<g:m>
accessor c = b[i] ;CHECK: accessor c = b@<g:m>[i@<g:m>]@<g:m>
wire j : UInt
j := c
accessor x = m[i] ;CHECK: accessor x = m@<g:f>[i@<g:m>]@<g:f>
accessor y = x[i] ;CHECK: accessor y = x@<g:f>[i@<g:m>]@<g:f>
accessor z = y[i] ;CHECK: accessor z = y@<g:f>[i@<g:m>]@<g:f>
z := j
; CHECK: Finished Resolve Genders
|
