blob: cc9c62315618cab9b4132a64b61bf520ff0083ea (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
;CHECK: Inline Indexers
circuit top :
module top :
output out : UInt<64>
input index : UInt<1>
wire T_292 : UInt<64>[2]
T_292[0] := UInt(1)
T_292[1] := UInt(1)
infer accessor T_297 = T_292[index]
out := T_297
;CHECK: Done!
|
