blob: 45ae938b05839408c174a9e2333c130f5e2bc0bd (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
; RUN: firrtl -i %s -o %s.flo -x abcdefghijk -p c | tee %s.out | FileCheck %s
; CHECK: Expand Whens
circuit top :
module top :
mem m : UInt(1)[2]
wire i : UInt(1)
wire p : UInt(1)
wire j : UInt(1)
reg r : UInt(1)
p := j
when p :
r.init := i
accessor a = m[i]
i := a
accessor b = m[i]
b := i
else :
accessor c = m[i]
i := c
accessor d = m[i]
d := i
accessor e = m[i]
when p :
p := i
when e :
p := p
r.init := p
r := p
; CHECK: Finished Expand Whens
|
