blob: 21a6f24bb82abb3e6ac0cb482841c876d29a708d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
|
; RUN: firrtl -i %s -o %s.flo -X flo -p c | tee %s.out | FileCheck %s
; CHECK: Expand Whens
circuit top :
module top :
wire p : UInt
wire q : UInt
reg r : UInt
wire a : UInt
wire b : UInt
wire x : UInt
wire y : UInt
wire z : UInt
wire w : UInt
on-reset r := w
when p :
on-reset r := x
r := a
when q :
on-reset r := y
r := b
r := z
; CHECK: node r = Register(mux(reset, mux(q, y, mux(p, x, w)), z), UInt(1))
; CHECK: Finished Expand Whens
|
