blob: 7e8a4dcd98da7bd4a2f8c624e53b29be8df60272 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
;CHECK: Expand Accessors
circuit top :
module top :
output o : UInt
wire m : UInt<32>[2]
wire i : UInt
m[0] <= UInt("h1")
m[1] <= UInt("h1")
i <= UInt("h1")
infer accessor a = m[i] ;CHECK: indexer a = (m$0 m$1)[i] : UInt<32>
o <= a
|
