blob: 5ed8b1be3d0398eb37788a94d8788b0d2bfbec9c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
;CHECK: Constant Propagation
;CHECK: x <= UInt<5>("h1f")
;CHECK: y <= SInt<6>("h20")
;CHECK: Finished Constant Propagation
circuit top :
module top :
output x : UInt
output y : SInt
x <= shr(UInt(127),2)
y <= shr(SInt(-128),2)
|
