blob: ef6400a039a720a9afe98cbdd483837dbbbd8fe7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
; XFAIL: *
;CHECK: Done!
circuit Tst :
module Tst :
input in : {valid : UInt<1>, flip ready : UInt<1>, bits : UInt<8>}
output outs : {valid : UInt<1>, flip ready : UInt<1>, bits : UInt<8>}[4]
in.ready <= UInt<1>(1)
outs[0].valid <= UInt<1>(0)
outs[0].bits <= UInt<1>(0)
outs[1].valid <= UInt<1>(0)
outs[1].bits <= UInt<1>(0)
outs[2].valid <= UInt<1>(0)
outs[2].bits <= UInt<1>(0)
outs[3].valid <= UInt<1>(0)
outs[3].bits <= UInt<1>(0)
in.ready <= UInt<1>(1)
infer accessor out = outs[in.bits]
when out.ready :
out.bits <= UInt<7>(99)
out.valid <= UInt<1>(1)
|
