blob: 356b5a686fb6e97e527fde03873feb372dc0866b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c 2>&1 | tee %s.out | FileCheck %s
; XFAIL: *
;CHECK: Done!
circuit Top :
module Top :
input in : UInt<1>
wire b : UInt<1>[3]
b.0 <= UInt(1)
b.1 <= UInt(1)
b.2 <= UInt(1)
node c = UInt(1)
infer accessor a = b[c]
when in :
a <= UInt(1)
|
